


TPS798-Q1 汽车 50mA、3V 至 50V、低功耗、低压降线性稳压器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1：-40°C 至 +125°C，T_A
- 宽输入电压范围：3V 至 50V
- 低静态电流：40 μA (典型值)
- 低压降：300mV (典型值)
- 输出电流：50mA
- 无需输入保护二极管
- 可调输出：从 1.275V 至 28V
- 关断时静态电流：1 μA
- 与 1 μF 输出电容器一起工作时保持稳定
- 与铝、钽或陶瓷电容器一起工作时保持稳定
- 反向输入电池保护
- 反向输出电流保护
- 热限制
- 采用 8 引脚 HVSSOP PowerPAD 器件封装

2 应用

- 低电流、高压稳压器
- 适用于电池供电系统的稳压器
- 电信
- 汽车



$$V_{OUT} = 1.275 \text{ V} (1 + R_2 / R_1) + I_{FB} R_2$$

$$V_{FB} = 1.275 \text{ V}$$

$$I_{FB} = 0.2 \text{ } \mu\text{A at } 25^\circ\text{C}$$

$$\text{Output Range} = 1.275 \text{ V to } 28 \text{ V}$$

典型应用

3 说明

TPS798-Q1 是 50V 高压低功耗低压降 (LDO) 线性稳压器系列中的首款器件。该器件能够提供 50mA 的输出电流，而压降电压仅为 300mV。TPS798-Q1 专为低静态电流高压 (50V) 应用而设计，具有 40 μA 的工作电流和 1 μA 的关断电流，因此非常适合电池供电或高压系统。静态电流在压降中也得到了很好的控制。

TPS798-Q1 的其他特性包括能够与低等效串联电阻 (ESR) 陶瓷输出电容器一起工作。该器件很稳定，输出端上仅为 1 μF；大多数旧器件需要 10 μF 至 100 μF 钽电容器才能保持稳定。与其他稳压器一同使用时的常见情况一样，在无需额外等效串联电阻 (ESR) 的前提下可使用小型陶瓷电容器。内部保护电路包括反向输入电池保护、反向输出电流保护、电流限制和热限制，以在各种故障情况下保护器件。

此器件提供 5V 固定输出电压 (TPS79850)，并具有基准电压为 1.275V 的可调输出电压 (TPS79801)。TPS798-Q1 稳压器采用带有外露焊盘的 8 引脚 HVSSOP PowerPAD (DGN) 封装，可增强热管理功能。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TPS798-Q1	DGN (HVSSOP , 8)	3mm x 4.9mm

(1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。


(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



Table of Contents

1 特性.....	1	6.4 Device Functional Modes.....	12
2 应用.....	1	7 Application and Implementation.....	13
3 说明.....	1	7.1 Application Information.....	13
4 Pin Configuration and Functions.....	2	7.2 Typical Application.....	13
5 Specifications.....	3	7.3 Power Supply Recommendations.....	14
5.1 Absolute Maximum Ratings.....	3	7.4 Layout.....	16
5.2 ESD Ratings.....	3	8 Device and Documentation Support.....	17
5.3 Recommended Operating Conditions.....	3	8.1 接收文档更新通知.....	17
5.4 Thermal Information.....	4	8.2 支持资源.....	17
5.5 Electrical Characteristics.....	4	8.3 Trademarks.....	17
5.6 Dissipation Ratings.....	5	8.4 静电放电警告.....	17
5.7 Typical Characteristics.....	6	8.5 术语表.....	17
6 Detailed Description.....	9	9 Revision History.....	17
6.1 Overview.....	9	10 Mechanical, Packaging, and Orderable Information.....	17
6.2 Functional Block Diagrams.....	9		
6.3 Feature Description.....	10		

4 Pin Configuration and Functions



The exposed thermal pad is connected to ground through pin 4 (GND).

图 4-1. DGN Package, 8-Pin HVSSOP With PowerPAD™ (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
EN	5	I	Enable pin. Driving the EN pin high turns on the regulator over full operating range. Driving this pin low puts the regulator into shutdown mode over full operating range.
GND	4	O	Ground. The exposed thermal pad is connected to ground through this pin.
IN	8	I	Input pin. Place a 0.1 μ F ceramic or greater capacitor from this pin to ground to provide stability. Both input and output capacitor grounds must be tied back to the device ground with no significant impedance between them.
NC	3, 6, 7	—	No internal connection
OUT	1	O	Regulated output voltage pin. A small (1 μ F) capacitor is needed from this pin to ground to provide stability.
SENSE/FB	2	I	This pin is the input to the control loop error amplifier. Use this pin to set the output voltage of the device.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{IN}	Input voltage range	IN ⁽²⁾	- 65	60	V
		OUT	- 0.3	28	
		FB	- 0.3	7	
		EN ⁽²⁾	- 65	60	
		Enable to IN differential	0.6	V_{IN}	
T_J	Junction temperature range ⁽³⁾		- 40	125	°C
T_{stg}	Storage temperature		- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Transient: 500ms for $V_{IN} > 50V$.
- (3) The junction temperature must not exceed 125°C. See [图 5-13](#) to determine the maximum ambient operating temperature versus the supply voltage and load current. The safe operating area curves assume a 50°C/W thermal impedance and may need to be adjusted to match actual system thermal performance.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage	IN	- 65	50	V
		OUT	- 0.3	28	
		FB	- 0.3	7	
		EN	- 65	50	
I_{OUT}	Output current			50	mA
T_J	Operating junction temperature ⁽¹⁾ ⁽²⁾ ⁽³⁾		- 40	125	°C
T_A	Ambient free-air temperature		- 40	105	°C

- (1) Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.
- (2) The TPS798-Q1 is specified to meet performance specifications from - 40°C to 125°C operating junction temperature. Specifications over the full operating junction temperature range are specified by design, characterization, and correlation with statistical process controls.
- (3) This device includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature exceeds 125°C (minimum) when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS798-Q1	UNIT
		DGN (HVSSOP)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC 51-5 ⁽²⁾)	57.1	°C/W
	Junction-to-ambient thermal resistance (JEDEC 51-7 ⁽³⁾)	130	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	30.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).
- (2) The thermal data is based on using JEDEC 51-5. The copper pad is soldered to the thermal land pattern and using 5 by 8 thermal array (vias). Correct attachment procedure must be incorporated.
- (3) The thermal data is based on using JEDEC 51-7. The copper pad is soldered to the thermal land. No thermal vias. Correct attachment procedure must be incorporated.

5.5 Electrical Characteristics

$V_{IN} = V_{OUT(NOM)} + 1V$ or $4V$ (whichever is greater for either fixed or adjustable versions), $I_{LOAD} = 1mA$, $V_{EN} = 3V$, and $C_{OUT} = C_{IN} = 2.2 \mu F$ (unless otherwise noted); for the TPS79801, the FB pin is tied to V_{OUT} ; typical values are at $T_J = 25^\circ C$

PARAMETER		TEST CONDITIONS	T_J ⁽¹⁾	MIN	TYP	MAX	UNIT
V_{IN}	Minimum input voltage	$I_{LOAD} = 50mA$	Full range		3	4	V
Fixed V_{OUT}	Initial output voltage accuracy	$V_{IN} = V_{OUT nom} + 0.5V$	25°C	- 1.5%		1.5%	
	Output voltage accuracy over line, load, and full temperature range	$V_{IN} = V_{OUT nom} + 1V$ to 50V, $I_{LOAD} = 1mA$ to 50mA	Full range	- 3%		3%	
Adjustable V_{OUT}	Initial output voltage accuracy	$V_{IN} = 3V$	25°C	1.256	1.275	1.294	V
	Output voltage accuracy over line, load, and full temperature range	$V_{IN} = 4V$ to 50V, $I_{LOAD} = 1mA$ to 50mA	Full range	1.237	1.275	1.313	V
$\Delta V_{OUT} / \Delta V_{IN}$	Line regulation, adjustable V_{OUT}	$\Delta V_{IN} = 3V$ to 50V	Full range			13	mV
	Line regulation, TPS79850	$V_{IN} = V_{OUT nom} + 0.5V$ to 50V				15	mV
$\Delta V_{OUT} / \Delta I_{OUT}$	Load regulation, adjustable V_{OUT}	$\Delta I_{LOAD} = 1mA$ to 50mA	25°C			20	mV
			Full range			32	
	Load regulation, fixed V_{OUT}	$\Delta I_{LOAD} = 1mA$ to 50mA	25°C			50	mV
			Full range			90	
Adjustable V_{OUT}	Output voltage range ^{(2) (3)}		Full range	1.275		28	V
V_{DO}	Dropout voltage ^{(4) (5)}	$V_{IN} = V_{OUT(NOM)} - 0.1V$	25°C		85	150	mV
			Full range			190	
		$I_{LOAD} = 10mA$, $V_{IN} = V_{OUT(NOM)} - 0.1V$	25°C		170	260	
			Full range			350	
		$I_{LOAD} = 50mA$, $V_{IN} = V_{OUT(NOM)} - 0.1V$	25°C		300	370	
			Full range			550	
I_{GND}	GND pin current ⁽⁶⁾	$V_{IN} = V_{OUT(NOM)}$	$I_{LOAD} = 0mA$	Full range	30	80	μA
			$I_{LOAD} = 1mA$	Full range	100	180	
			$I_{LOAD} = 10mA$	Full range	400	700	mA
			$I_{LOAD} = 50mA$	Full range	1.8	3.3	
V_N	Output voltage noise	$C_{OUT} = 10 \mu F$, $I_{LOAD} = 50mA$, BW = 10Hz to 100kHz, $V_{IN} = 4.3V$, $V_{OUT} = 3.3V$ (adjustable used)	25°C		100		μV_{RMS}
I_{FB}	FB pin bias current ⁽⁷⁾	$V_{IN} = 3V$	25°C		0.05	0.2	μA

5.5 Electrical Characteristics (续)

$V_{IN} = V_{OUT(NOM)} + 1V$ or $4V$ (whichever is greater for either fixed or adjustable versions), $I_{LOAD} = 1mA$, $V_{EN} = 3V$, and $C_{OUT} = C_{IN} = 2.2 \mu F$ (unless otherwise noted); for the TPS79801, the FB pin is tied to V_{OUT} ; typical values are at $T_J = 25^\circ C$

PARAMETER		TEST CONDITIONS	T_J ⁽¹⁾	MIN	TYP	MAX	UNIT
V_{EN}	EN pin high (enabled) ⁽⁸⁾	OFF to ON, $V_{IN} = 6V$	Full range			1.5	V
	EN pin low (shutdown) ⁽⁸⁾	ON to OFF, $V_{IN} = 6V$	25°C	0.4 V			V
	EN pin low (shutdown) ⁽⁸⁾	ON to OFF, $V_{IN} = 6V$	Full range	0.2 V			V
I_{EN}	EN pin current ⁽⁸⁾	$V_{EN} = 0V$, $V_{IN} = 6V$, $I_{LOAD} = 0mA$	Full range		0.4	2	μA
		$V_{EN} = 3V$, $V_{IN} = 6V$, $I_{LOAD} = 0mA$	Full range		0.4	0.5	
$I_{shutdown}$	GND pin current ⁽⁶⁾	$V_{IN} = 6V$, $V_{EN} = 0V$, $I_{LOAD} = 0mA$	Full range		3	25	μA
PSRR	Power-supply rejection ratio	$V_{IN} = 4.3V$, $V_{OUT} = 3.3V$, $V_{RIPPLE} = 0.5V_{PP}$, $f_{RIPPLE} = 120Hz$, $I_{LOAD} = 50mA$	25°C		65		dB
I_{LIMIT}	Fixed current limit ⁽⁹⁾	$\Delta V_{OUT} = V_{OUT(NOM)} - 0.1V$	Full range	60		200	mA
	Adjustable current limit	$\Delta V_{OUT} = V_{OUT(NOM)} - 0.1V$	Full range	60		200	mA
I_{RL}	Input reverse leakage current(reverse battery test)	$V_{IN} = -60V$, $V_{OUT} = open$, $C_{IN} open$	Full range			6	mA
I_{RO}	Reverse output current ⁽¹⁰⁾	$V_{OUT} = V_{OUT(NOM)}$, $V_{IN} = ground$	25°C		19	25	μA
T_{SD}	Thermal shutdown temperature (T_J) ⁽¹¹⁾	Shutdown, temperature increasing		135			$^\circ C$
		Reset, temperature decreasing		135			

- (1) Full range $T_J = -40^\circ C$ to $125^\circ C$.
- (2) This parameter is tested and specified under pulse load conditions such that $T_J = T_A$. This device is 100% production tested at $T_A = 25^\circ C$. Performance at full range is specified by design, characterization, bench to ATE correlation testing, and other statistical process controls.
- (3) This device is limited by a maximum junction temperature of $T_J = 125^\circ C$. The regulated output voltage specification cannot be applied to all combinations of various V_{IN} , V_{OUT} , ambient temperature, and I_{OUT} conditions. When operating with large voltage differentials across the device, the output load must be limited so as not to violate the maximum junction temperature for a given ambient temperature.
- (4) In the adjustable version test, the output uses an external voltage divider. This resistor voltage divider is made up of $R_1 = 215k\Omega$ and R_2 (bottom resistor) = $340k\Omega$. This configuration preloads the output with $6 \mu A$.
- (5) By definition, dropout voltage is the minimum input voltage needed to maintain a given output voltage at a specific load current. For dropout testing, minimum $V_{IN} = V_{OUT(NOM)} \times 0.96$. This specification ensures that the device is in dropout and takes into account the output voltage tolerance over the full temperature range.
- (6) Ground pin current is tested with $V_{IN} = V_{OUT(NOM)}$ or $3V$, whichever is greater.
- (7) FB pin current flows into the FB pin.
- (8) EN pin current flows into the EN pin.
- (9) Current limit is tested with $V_{IN} = V_{OUT(NOM)} + 0.5V$ or $3V$, whichever is greater. V_{OUT} is forced to $V_{OUT(NOM)} - 0.1V$ and the output current is measured.
- (10) Reverse output current is tested with the IN pin tied to ground and the output forced to $V_{OUT(NOM)} + 0.1V$. This current flows into the OUT pin and out of the GND pin and then measured.
- (11) Specified by design.

5.6 Dissipation Ratings

see ⁽¹⁾

BOARD	PACKAGE	DERATING FACTOR ABOVE $T_A = 25^\circ C$	$T_A \leq 25^\circ C$ POWER RATING	$T_A = 70^\circ C$ POWER RATING	$T_A = 85^\circ C$ POWER RATING
High-K ⁽²⁾	DGN	16.6mW/ $^\circ C$	1.83W	1.08W	0.833W

- (1) See the [Thermal Considerations](#) for more information related to thermal design.
- (2) The JEDEC High-K (1s) board design used to derive this data was a 4.5 inch \times 3 inch, 2-layer board with 2 ounce copper traces on top of the board.

5.7 Typical Characteristics




图 5-1. Line Regulation vs Input Voltage




图 5-2. Line Regulation vs Input Voltage




图 5-3. Dropout Voltage vs Output Current




图 5-4. Dropout Voltage vs Output Current




图 5-5. Quiescent Current vs Temperature




图 5-6. Quiescent Current vs Temperature

5.7 Typical Characteristics (continued)




图 5-7. Quiescent Current vs Input Voltage




图 5-8. Quiescent Current vs Input Voltage




图 5-9. Quiescent Current vs Output Current




图 5-10. Quiescent Current vs Output Current




图 5-11. Reverse Battery Leakage vs Input Voltage




图 5-12. Power Supply Ripple Rejection vs Frequency

5.7 Typical Characteristics (continued)





图 5-13. Safe Operating Area

6 Detailed Description

6.1 Overview

The TPS798-Q1 is a 50mA high-voltage LDO regulator with micropower quiescent current and shutdown. The device is capable of supplying 50mA at a dropout voltage of 300mV (typical). The low operating quiescent current (40 μ A) drops to 1 μ A in shutdown. In addition to the low quiescent current, the TPS798-Q1 incorporates several protection features that make it ideal for battery-powered applications.

The device is protected against both reverse-input and reverse-output voltages. In battery-backup applications, where the output can be held up by a backup battery when the input is pulled to ground, the TPS798-Q1 acts as if a diode is in series with the device output and prevents reverse current flow. 图 6-1 and 图 6-2 illustrate two typical applications.



$$I_{LED} = 1.275V / R_{SET} \quad -48V \text{ can vary from } -4V \text{ to } -50V.$$

图 6-1. Constant Brightness for Indicator LED Over Wide Input Voltage Range




图 6-2. Kelvin Sense Connection

6.2 Functional Block Diagrams




图 6-3. Fixed Voltage Output Version




图 6-4. Adjustable Voltage Output Version

6.3 Feature Description

6.3.1 Adjustable Operation

The TPS798-Q1 has an output voltage range of 1.275V to 28V. The output voltage is set by the ratio of two external resistors as shown in 图 6-5. The feedback loop monitors the output to maintain the voltage at the adjust pin at 1.275V referenced to ground. The current in R_1 is then equal to $1.275\text{V} / R_1$, and the current in R_2 is the current in R_1 plus the FB pin bias current. The FB pin bias current, $0.2\text{ }\mu\text{A}$ at 25°C , flows through R_2 into the FB pin. The output voltage can be calculated using the formula in 图 6-5. The value of R_1 must be less than $250\text{k}\Omega$ to minimize errors in the output voltage caused by the FB pin bias current. When in shutdown, the output is turned off and the divider current is zero.




图 6-5. Adjustable Operation

A 100pF capacitor (C_1) placed in parallel with the top resistor (R_2) of the output divider is necessary for stability and transient performance of the adjustable TPS798-Q1. The impedance of C_1 at 10kHz must be less than the value of R_2 .

The adjustable device is tested and specified with the FB pin tied to the OUT pin and a 1mA DC load (unless otherwise specified) for an output voltage of 1.275V . Specifications for output voltages greater than 1.275V are proportional to the ratio of the desired output voltage to 1.275V ($V_{\text{OUT}} / 1.275\text{V}$). For example, load regulation for an output current change of 1mA to 50mA is -10mV (typical) at $V_{\text{OUT}} = 1.275\text{V}$.

At $V_{\text{OUT}} = 12\text{V}$, load regulation is:

$$(12\text{V} / 1.275\text{V}) \times (-10\text{mV}) = -94\text{mV} \quad (1)$$

6.3.2 Output Capacitance and Transient Response

The TPS798-Q1 is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. To prevent oscillations, use a minimum output capacitor of 1 μ F with an ESR of 3 Ω or less. The TPS798-Q1 is a micropower device, and output transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the TPS798-Q1, increase the effective output capacitor value.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R, and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit strong voltage and temperature coefficients. When used with a 5V regulator, a 10 μ F Y5V capacitor can exhibit an effective value as low as 1 μ F to 2 μ F over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across the terminals because of mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients.

6.3.3 Calculating Junction Temperature

Given an output voltage of 5V, an input voltage range of 15V to 24V, an output current range of 0mA to 50mA, and a maximum ambient temperature of 50°C, the maximum junction temperature is calculated as follows.

The power dissipated (P_{DISS}) by the DGN package is equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)}) \quad (2)$$

where:

- $I_{OUT(MAX)} = 50\text{mA}$
- $V_{IN(MAX)} = 24\text{V}$
- $V_{OUT} = 5\text{V}$
- I_{GND} at ($I_{OUT} = 50\text{mA}$, $V_{IN} = 24\text{V}$) = 1mA

Therefore,

$$P_{DISS} = 50\text{mA} (24\text{V} - 5\text{V}) + 1\text{mA} (24\text{V}) = 0.974\text{W} \quad (3)$$

The thermal resistance is approximately 60°C/W, based on JEDEC 51-5 profile. Therefore, the junction temperature rise above ambient is approximately equal to:

$$0.974\text{W} \times 60^\circ\text{C/W} = 58.44^\circ\text{C} \quad (4)$$

The maximum junction temperature is then equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T_J \text{ max} = 50^\circ\text{C} + 58.44^\circ\text{C} = 108.44^\circ\text{C} \quad (5)$$

6.3.4 Protection Features

The TPS798-Q1 incorporates several protection features that make the device designed for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device is protected against reverse-input voltages, and reverse currents from output to input.

Current limit protection and thermal-overload protection are intended to protect the device against current overload conditions at the output of the device. The junction temperature must not exceed 125°C.

The input of the device withstands reverse voltages of -60V . Current flow into the device is limited to less than 6mA (typically, less than $100\text{ }\mu\text{A}$), and no negative voltage appears at the output. The TPS798-Q1 protects both the device and the load. This architecture also provides protection against batteries that can be plugged in backwards.

The FB pin of the adjustable device can be pulled above or below ground by as much as 7V without damaging the device. If the input is left open or grounded, the FB pin behaves as an open circuit when pulled below ground, or as a large resistor (typically, $100\text{k}\Omega$) in series with a diode when pulled above ground. If the input is powered by a voltage source, pulling the FB pin below the reference voltage increases the output voltage. This configuration causes the output to go to a unregulated high voltage. Pulling the FB pin above the reference voltage turns off all output current.

In situations where the FB pin is connected to a resistor divider that pulls the FB pin above the 7V clamp voltage if the output is pulled high, the FB pin input current must be limited to less than 5mA. For example, a resistor divider provides a regulated 1.5V output from the 1.275V reference when the output is forced to 28V. The top resistor of the resistor divider must be chosen to limit the current into the FB pin to less than 5mA when the FB pin is at 7V. The 21V difference between the OUT and FB pins divided by the 5mA maximum current into the FB pin yields a minimum top resistor value of $5.8\text{k}\Omega$.

In circuits where a backup battery is required, several different input and output conditions can occur. The output voltage can be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open. The rise in reverse output current above 7V occurs from the breakdown of the 7V clamp on the FB pin. With a resistor divider on the regulator output, this current is reduced, depending on the size of the resistor divider.

When the IN pin of the TPS798-Q1 is forced below the OUT pin, or the OUT pin is pulled above the IN pin, input current typically drops to less than 0.6mA. This scenario can occur if the input of the TPS798-Q1 is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the EN pin has no effect on the reverse output current when the output is pulled above the input.

6.4 Device Functional Modes

6.4.1 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation and the output voltage tracks input minus a voltage based on the load current and switch resistance. This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold-crank conditions.

7 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

图 7-1 shows typical application circuits for the TPS79801-Q1 device. Based on the end-application, different values of external components can be used.

7.2 Typical Application



$$V_{OUT} = 1.275 \text{ V} (1 + R_2 / R_1) + I_{FB} R_2$$

$$V_{FB} = 1.275 \text{ V}$$

$$I_{FB} = 0.2 \text{ } \mu\text{A at } 25^\circ\text{C}$$

$$\text{Output Range} = 1.275 \text{ V to } 28 \text{ V}$$

图 7-1. Adjustable Operation Example

7.2.1 Design Requirements

表 7-1 lists the design parameters for this example.

表 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3V to 50V
Output voltage	5V
Output current rating	50mA
Output capacitor range	1μF to 100μF

7.2.2 Detailed Design Procedure

To begin the design process, determine the following:

1. Input voltage range
2. Output voltage
3. Output current rating
4. Output capacitor

7.2.3 Application Curves




图 7-2. CH1: Vin, CH2: Vout Power-Up Waveform (Load = 50mA)




图 7-3. CH1: Vin, CH2: Vout Power-Down Waveform (Load = 50mA)

7.3 Power Supply Recommendations

7.3.1 Thermal Considerations

The power handling capability of the device is limited by the maximum rated junction temperature (125°C). The power dissipated by the device consists of two components:

- Output current multiplied by the input/output voltage differential: $I_{OUT} \times (V_{IN} - V_{OUT})$
- GND pin current multiplied by the input voltage: $I_{GND} \times V_{IN}$

The GND pin current can be found by examining the GND pin current curves in the [Typical Characteristics](#). Power dissipation is equal to the sum of the two components listed previously.

The TPS798-Q1 series regulators have internal thermal limiting designed to protect the device during overload conditions. Do not exceed the maximum junction temperature rating of 125°C. All sources of thermal resistance from junction to ambient must be carefully considered. Additional heat sources mounted nearby must also be considered.

For surface-mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the printed-circuit-board (PCB) and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

7.3.2 Thermal Layout Considerations

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power the device dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_J max) above which normal operation is not assured. The operating environment must be designed so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_J max). The two primary environmental variables that can be used to improve thermal performance are air flow and external heat sinks. The purpose of this section is to help determine the proper operating environment for a linear regulator that operates at a specific power level.

In general, the maximum expected power ($P_{D \text{ max}}$) consumed by a linear regulator is computed as shown in 方程式 6:

$$P_{D \text{ max}} = (V_{IN(\text{avg})} - V_{OUT(\text{avg})}) \times I_{OUT(\text{avg})} + V_{I(\text{avg})} \times I_Q \quad (6)$$

where:

- $V_{IN(\text{avg})}$ is the average input voltage
- $V_{OUT(\text{avg})}$ is the average output voltage
- $I_{OUT(\text{avg})}$ is the average output current
- I_Q is the quiescent current

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term $V_{IN(\text{avg})} \times I_Q$ can be ignored. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature as a result of the regulator power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ($R_{\theta JC}$), the case to heat sink ($R_{\theta CS}$), and the heat sink to ambient ($R_{\theta SA}$). Thermal resistances are measurements of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the device thermal resistance. 图 7-4 shows the relationship between power dissipation and temperature.





图 7-4. Power Dissipation vs Temperature

7.4 Layout

7.4.1 Layout Guidelines

- Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages using vias and long traces because of the negative impact on system performance. Vias and long traces can also cause instability.
- Equivalent series inductance (ESL) and ESR must be minimized to maximize performance and ensure stability. Every capacitor must be placed as close to the device as possible and on the same side of the PCB as the regulator.

7.4.2 Layout Example



8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (September 2015) to Revision F (April 2024)	Page
• 通篇将器件名称从 <i>TPS798xx-Q1</i> 更改为 <i>TPS798-Q1</i>	1
• 通篇将 <i>MSOP</i> 更改为 <i>HVSSOP</i>	1
• 在 <i>特性</i> 部分中添加了汽车特定要点.....	1

Changes from Revision D (August 2011) to Revision E (September 2015)	Page
• 添加了 <i>引脚配置和功能</i> 部分、 <i>ESD</i> 等级表、 <i>特性说明</i> 部分、 <i>器件功能模式</i> 、 <i>应用和实施</i> 部分、 <i>电源相关建议</i> 部分、 <i>布局</i> 部分、 <i>器件和文档支持</i> 部分以及 <i>机械</i> 、 <i>封装和可订购信息</i> 部分	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS79801QDGNRQ1	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PMRQ
TPS79801QDGNRQ1.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	PMRQ
TPS79850QDGNRQ1	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OOLQ
TPS79850QDGNRQ1.A	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OOLQ

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79801QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS79850QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79801QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0
TPS79850QDGNRQ1	HVSSOP	DGN	8	2500	367.0	367.0	38.0

GENERIC PACKAGE VIEW

DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225482/B



HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4218837/B 03/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008B

HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.10 X 2.21
0.125	1.88 X 1.98 (SHOWN)
0.15	1.72 X 1.81
0.175	1.59 X 1.67

4218837/B 03/2025

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司