439 lines
11 KiB
C
439 lines
11 KiB
C
/* USER CODE BEGIN Header */
|
|
/**
|
|
******************************************************************************
|
|
* @file stm32f4xx_it.c
|
|
* @brief Interrupt Service Routines.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2024 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
/* USER CODE END Header */
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "main.h"
|
|
#include "stm32f4xx_it.h"
|
|
/* Private includes ----------------------------------------------------------*/
|
|
/* USER CODE BEGIN Includes */
|
|
#include "tim.h"
|
|
#include "usart.h"
|
|
#include "tcpserverc.h"
|
|
/* USER CODE END Includes */
|
|
|
|
/* Private typedef -----------------------------------------------------------*/
|
|
/* USER CODE BEGIN TD */
|
|
/* USER CODE END TD */
|
|
|
|
/* Private define ------------------------------------------------------------*/
|
|
/* USER CODE BEGIN PD */
|
|
extern struct tcp_pcb *server_pcb_hart1;
|
|
extern struct tcp_pcb *server_pcb_hart2;
|
|
extern struct tcp_pcb *server_pcb_ble1;
|
|
extern struct tcp_pcb *server_pcb_ble2;
|
|
/* USER CODE END PD */
|
|
|
|
/* Private macro -------------------------------------------------------------*/
|
|
/* USER CODE BEGIN PM */
|
|
|
|
/* USER CODE END PM */
|
|
|
|
/* Private variables ---------------------------------------------------------*/
|
|
/* USER CODE BEGIN PV */
|
|
|
|
/* USER CODE END PV */
|
|
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
/* USER CODE BEGIN PFP */
|
|
|
|
/* USER CODE END PFP */
|
|
|
|
/* Private user code ---------------------------------------------------------*/
|
|
/* USER CODE BEGIN 0 */
|
|
|
|
/* USER CODE END 0 */
|
|
|
|
/* External variables --------------------------------------------------------*/
|
|
extern ETH_HandleTypeDef heth;
|
|
extern TIM_HandleTypeDef htim3;
|
|
extern DMA_HandleTypeDef hdma_uart4_rx;
|
|
extern DMA_HandleTypeDef hdma_uart4_tx;
|
|
extern DMA_HandleTypeDef hdma_usart3_rx;
|
|
extern DMA_HandleTypeDef hdma_usart3_tx;
|
|
extern DMA_HandleTypeDef hdma_usart6_rx;
|
|
extern DMA_HandleTypeDef hdma_usart6_tx;
|
|
extern UART_HandleTypeDef huart4;
|
|
extern UART_HandleTypeDef huart5;
|
|
extern UART_HandleTypeDef huart2;
|
|
extern UART_HandleTypeDef huart3;
|
|
extern UART_HandleTypeDef huart6;
|
|
extern TIM_HandleTypeDef htim1;
|
|
|
|
/* USER CODE BEGIN EV */
|
|
|
|
/* USER CODE END EV */
|
|
|
|
/******************************************************************************/
|
|
/* Cortex-M4 Processor Interruption and Exception Handlers */
|
|
/******************************************************************************/
|
|
/**
|
|
* @brief This function handles Non maskable interrupt.
|
|
*/
|
|
void NMI_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
|
|
|
|
/* USER CODE END NonMaskableInt_IRQn 0 */
|
|
/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
|
|
while (1)
|
|
{
|
|
}
|
|
/* USER CODE END NonMaskableInt_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Hard fault interrupt.
|
|
*/
|
|
void HardFault_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN HardFault_IRQn 0 */
|
|
|
|
/* USER CODE END HardFault_IRQn 0 */
|
|
while (1)
|
|
{
|
|
/* USER CODE BEGIN W1_HardFault_IRQn 0 */
|
|
/* USER CODE END W1_HardFault_IRQn 0 */
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Memory management fault.
|
|
*/
|
|
void MemManage_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN MemoryManagement_IRQn 0 */
|
|
|
|
/* USER CODE END MemoryManagement_IRQn 0 */
|
|
while (1)
|
|
{
|
|
/* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
|
|
/* USER CODE END W1_MemoryManagement_IRQn 0 */
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Pre-fetch fault, memory access fault.
|
|
*/
|
|
void BusFault_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN BusFault_IRQn 0 */
|
|
|
|
/* USER CODE END BusFault_IRQn 0 */
|
|
while (1)
|
|
{
|
|
/* USER CODE BEGIN W1_BusFault_IRQn 0 */
|
|
/* USER CODE END W1_BusFault_IRQn 0 */
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Undefined instruction or illegal state.
|
|
*/
|
|
void UsageFault_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN UsageFault_IRQn 0 */
|
|
|
|
/* USER CODE END UsageFault_IRQn 0 */
|
|
while (1)
|
|
{
|
|
/* USER CODE BEGIN W1_UsageFault_IRQn 0 */
|
|
/* USER CODE END W1_UsageFault_IRQn 0 */
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Debug monitor.
|
|
*/
|
|
void DebugMon_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN DebugMonitor_IRQn 0 */
|
|
|
|
/* USER CODE END DebugMonitor_IRQn 0 */
|
|
/* USER CODE BEGIN DebugMonitor_IRQn 1 */
|
|
|
|
/* USER CODE END DebugMonitor_IRQn 1 */
|
|
}
|
|
|
|
/******************************************************************************/
|
|
/* STM32F4xx Peripheral Interrupt Handlers */
|
|
/* Add here the Interrupt Handlers for the used peripherals. */
|
|
/* For the available peripheral interrupt handler names, */
|
|
/* please refer to the startup file (startup_stm32f4xx.s). */
|
|
/******************************************************************************/
|
|
|
|
/**
|
|
* @brief This function handles EXTI line1 interrupt.
|
|
*/
|
|
void EXTI1_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN EXTI1_IRQn 0 */
|
|
|
|
/* USER CODE END EXTI1_IRQn 0 */
|
|
HAL_GPIO_EXTI_IRQHandler(HART1_OCD_Pin);
|
|
/* USER CODE BEGIN EXTI1_IRQn 1 */
|
|
HAL_GPIO_TogglePin(LED3_G_GPIO_Port, LED3_G_Pin);
|
|
/* USER CODE END EXTI1_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles EXTI line3 interrupt.
|
|
*/
|
|
void EXTI3_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN EXTI3_IRQn 0 */
|
|
|
|
/* USER CODE END EXTI3_IRQn 0 */
|
|
HAL_GPIO_EXTI_IRQHandler(HART2_OCD_Pin);
|
|
/* USER CODE BEGIN EXTI3_IRQn 1 */
|
|
HAL_GPIO_TogglePin(LED3_R_GPIO_Port, LED3_R_Pin);
|
|
/* USER CODE END EXTI3_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA1 stream1 global interrupt.
|
|
*/
|
|
void DMA1_Stream1_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
|
|
|
|
/* USER CODE END DMA1_Stream1_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_usart3_rx);
|
|
/* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
|
|
|
|
/* USER CODE END DMA1_Stream1_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA1 stream2 global interrupt.
|
|
*/
|
|
void DMA1_Stream2_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
|
|
|
|
/* USER CODE END DMA1_Stream2_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_uart4_rx);
|
|
/* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
|
|
|
|
/* USER CODE END DMA1_Stream2_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA1 stream3 global interrupt.
|
|
*/
|
|
void DMA1_Stream3_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
|
|
|
|
/* USER CODE END DMA1_Stream3_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_usart3_tx);
|
|
/* USER CODE BEGIN DMA1_Stream3_IRQn 1 */
|
|
|
|
/* USER CODE END DMA1_Stream3_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA1 stream4 global interrupt.
|
|
*/
|
|
void DMA1_Stream4_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
|
|
|
|
/* USER CODE END DMA1_Stream4_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_uart4_tx);
|
|
/* USER CODE BEGIN DMA1_Stream4_IRQn 1 */
|
|
|
|
/* USER CODE END DMA1_Stream4_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
|
|
*/
|
|
void TIM1_UP_TIM10_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
|
|
|
|
/* USER CODE END TIM1_UP_TIM10_IRQn 0 */
|
|
HAL_TIM_IRQHandler(&htim1);
|
|
/* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
|
|
|
|
/* USER CODE END TIM1_UP_TIM10_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles TIM3 global interrupt.
|
|
*/
|
|
void TIM3_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN TIM3_IRQn 0 */
|
|
|
|
/* USER CODE END TIM3_IRQn 0 */
|
|
HAL_TIM_IRQHandler(&htim3);
|
|
/* USER CODE BEGIN TIM3_IRQn 1 */
|
|
|
|
/* USER CODE END TIM3_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles USART2 global interrupt.
|
|
*/
|
|
void USART2_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN USART2_IRQn 0 */
|
|
uint8_t receive_data = 0;
|
|
if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE) != RESET)
|
|
{
|
|
HAL_UART_Receive(&huart2, &receive_data, 1, 10);
|
|
hart2_uart2.rx_data[hart2_uart2.rx_num] = receive_data;
|
|
hart2_uart2.rx_num++;
|
|
__HAL_UART_CLEAR_IDLEFLAG(&huart2);
|
|
}
|
|
// 空闲中断
|
|
if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET)
|
|
{
|
|
if (tcp_echo_flags_hart2 == 1)
|
|
{
|
|
user_send_data_hart2(hart2_uart2.rx_data, hart2_uart2.rx_num);
|
|
}
|
|
hart2_uart2.rx_num = 0;
|
|
__HAL_UART_CLEAR_IDLEFLAG(&huart2);
|
|
}
|
|
/* USER CODE END USART2_IRQn 0 */
|
|
HAL_UART_IRQHandler(&huart2);
|
|
/* USER CODE BEGIN USART2_IRQn 1 */
|
|
|
|
/* USER CODE END USART2_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles USART3 global interrupt.
|
|
*/
|
|
void USART3_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN USART3_IRQn 0 */
|
|
|
|
/* USER CODE END USART3_IRQn 0 */
|
|
HAL_UART_IRQHandler(&huart3);
|
|
/* USER CODE BEGIN USART3_IRQn 1 */
|
|
|
|
/* USER CODE END USART3_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles UART4 global interrupt.
|
|
*/
|
|
void UART4_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN UART4_IRQn 0 */
|
|
/* USER CODE END UART4_IRQn 0 */
|
|
HAL_UART_IRQHandler(&huart4);
|
|
/* USER CODE BEGIN UART4_IRQn 1 */
|
|
|
|
/* USER CODE END UART4_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles UART5 global interrupt.
|
|
*/
|
|
void UART5_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN UART5_IRQn 0 */
|
|
uint8_t receive_data = 0;
|
|
if (__HAL_UART_GET_FLAG(&huart5, UART_FLAG_RXNE) != RESET)
|
|
{
|
|
HAL_UART_Receive(&huart5, &receive_data, 1, 1);
|
|
hart1_uart5.rx_data[hart1_uart5.rx_num] = receive_data;
|
|
hart1_uart5.rx_num++;
|
|
__HAL_UART_CLEAR_IDLEFLAG(&huart5);
|
|
}
|
|
// 空闲中断
|
|
if (__HAL_UART_GET_FLAG(&huart5, UART_FLAG_IDLE) != RESET)
|
|
{
|
|
if (tcp_echo_flags_hart1 == 1)
|
|
{
|
|
user_send_data_hart1(hart1_uart5.rx_data, hart1_uart5.rx_num);
|
|
}
|
|
hart1_uart5.rx_num = 0;
|
|
__HAL_UART_CLEAR_IDLEFLAG(&huart5);
|
|
}
|
|
/* USER CODE END UART5_IRQn 0 */
|
|
HAL_UART_IRQHandler(&huart5);
|
|
/* USER CODE BEGIN UART5_IRQn 1 */
|
|
/* USER CODE END UART5_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA2 stream1 global interrupt.
|
|
*/
|
|
void DMA2_Stream1_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
|
|
|
|
/* USER CODE END DMA2_Stream1_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_usart6_rx);
|
|
/* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
|
|
|
|
/* USER CODE END DMA2_Stream1_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles Ethernet global interrupt.
|
|
*/
|
|
void ETH_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN ETH_IRQn 0 */
|
|
|
|
/* USER CODE END ETH_IRQn 0 */
|
|
HAL_ETH_IRQHandler(&heth);
|
|
/* USER CODE BEGIN ETH_IRQn 1 */
|
|
|
|
/* USER CODE END ETH_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles DMA2 stream6 global interrupt.
|
|
*/
|
|
void DMA2_Stream6_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
|
|
|
|
/* USER CODE END DMA2_Stream6_IRQn 0 */
|
|
HAL_DMA_IRQHandler(&hdma_usart6_tx);
|
|
/* USER CODE BEGIN DMA2_Stream6_IRQn 1 */
|
|
|
|
/* USER CODE END DMA2_Stream6_IRQn 1 */
|
|
}
|
|
|
|
/**
|
|
* @brief This function handles USART6 global interrupt.
|
|
*/
|
|
void USART6_IRQHandler(void)
|
|
{
|
|
/* USER CODE BEGIN USART6_IRQn 0 */
|
|
|
|
/* USER CODE END USART6_IRQn 0 */
|
|
HAL_UART_IRQHandler(&huart6);
|
|
/* USER CODE BEGIN USART6_IRQn 1 */
|
|
|
|
/* USER CODE END USART6_IRQn 1 */
|
|
}
|
|
|
|
/* USER CODE BEGIN 1 */
|
|
|
|
/* USER CODE END 1 */
|